

METHOD AND APPARATUS FOR COMBINING A VOLATILE AND  
A NONVOLATILE MEMORY ARRAY  
FIELD OF THE INVENTION

The present invention relates to data storage technology in a computer system and, more particularly, to a combined volatile and nonvolatile memory device formed on the same semiconductor substrate, and an interface therefor.

BACKGROUND OF THE INVENTION

As the speed and capabilities of electronic devices continue to increase, so must the speed and capability of the memory components that support these devices. For example, in the past, computer systems, such as personal computers, telephones, fax machines, audio, video, and other electronic devices, were primarily stationary in nature, and primarily supplied power through a local wall outlet. Today, however, and more increasingly in the future, many of these devices have become more miniaturized, and are supplied power from an internal battery, enabling these devices to enter the mobile market. This trend toward miniaturization and low-power battery operation necessarily extends to all aspects of these devices, including their electronic memory components.

As a specific example, consider the mobile cellular telephone. Market forces work to continually reduce the size of the cell phone while demanding increased capability. Early mobile phones weighed in excess of ten pounds and were the size of a briefcase. These phones did nothing more than allow a user to dial a number and communicate with a second party. Today, the weight of cellular phones is measured in ounces rather than pounds, and these phones incorporate advanced features such as, for example, name and number storage and security. In the near future, cellular phones will take on more personal data assistant (PDA) features such as, for example, faxing, computing, internet access, messaging, scheduling, and handwriting and voice recognition.

To be marketable, each of these features will require more advanced memory technologies than what is currently available. The memory components that will support future mobile electronic devices need to have a large memory capacity, be quickly accessible, operate at low power, and maintain the integrity of stored data through power fluctuations, such as would occur when the battery is removed or its supply to the electronic device is otherwise interrupted.

One type of data storage medium is generically referred to as random access memory (RAM). Specific types of RAM include, for example, dynamic RAM (DRAM), static RAM (SRAM), video RAM (VRAM), and synchronous DRAM (SDRAM). These and other types of RAM storage devices share some common attributes. For example, data can be read from or written to locations in a RAM array relatively quickly in comparison to other types of memory devices. In addition, manufacturing process technology has evolved to enable RAM devices, such as DRAM, to be formed in high densities using specialized techniques. Unfortunately, RAM devices belong to a class of memory devices called volatile memory, meaning that the data stored in a RAM array is erased as soon as the power supply to the array is removed. Therefore, to maintain the integrity of data stored in a RAM array, power to the array must be maintained at all times. Unfortunately, this condition cannot be readily satisfied in mobile electronic devices, making volatile memory components such as RAM devices ill-suited for mobile applications in which data is required to be stored for extended periods of time.

Another type of memory device is known as read-only memory (ROM). This type of memory belongs to a class of memory devices called non-volatile memory because data stored in a ROM array is permanently fixed in the array until the array is intentionally erased. Even if the power supplied to the memory array of a ROM device is entirely removed, the data stored within the array is still maintained. Some common types of ROM memory devices include programmable ROM (PROM), erasable

programmable ROM (EPROM), electrically erasable programmable ROM (EEPROM), and flash memory.

Data can be very quickly read from a flash memory device, nearly as fast or faster than the same data can be read from a RAM device. In addition, highly specialized manufacturing process technologies have been developed that enable high density flash arrays to be formed on a semiconductor substrate. For these reasons, flash memory devices are well suited for incorporation into mobile electronic devices for long-term storage of data. Unfortunately, it takes a long period of time to write data to a flash memory array. For example, it is not uncommon for it to take well over a thousand times as long to write data to a flash array as it does to read that data back out of the flash array. Moreover, erasing a particular block within the flash array before writing data to the block represents an even greater time delay.

#### SUMMARY OF THE INVENTION

One desire of the present invention is to provide a memory device for a computer system that supports fast read and write capability.

Another desire of the invention is to provide a memory device for a computer system that stores data in a nonvolatile manner.

An integrated circuit memory device comprising both volatile and nonvolatile memory arrays formed on a single semiconductor substrate is described. An interface is provided to couple the volatile memory array to the nonvolatile memory array. The interface is configured to write data to the volatile memory array, and to subsequently write that data from the volatile memory array to the nonvolatile memory array.

Other desires, features, and advantages of the present invention will be apparent from the accompanying drawings and the detailed description that follows.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example and not limitation in the figures of the accompanying drawings in which like references indicate similar elements and in which:

Figure 1 is a block diagram of a computer system formed in accordance with an embodiment of the present invention;

Figure 2 is a schematic showing interface logic that executes a read operation in accordance with an embodiment of the present invention;

Figure 3 is a schematic showing interface logic that executes a write operation in accordance with an embodiment of the present invention; and

Figure 4 is a flow chart showing the steps implemented in accordance with an embodiment of the present invention.

#### DETAILED DESCRIPTION

A method and apparatus is described for providing a computer system with an integrated circuit (IC) memory device that is capable of supporting nonvolatile data storage with fast read and write capabilities. A RAM memory array is formed on the same semiconductor substrate as a flash memory array. An interface is provided that couples the RAM array to the flash array and to external devices. When data is to be written from an external device to the IC memory device, the data is initially written to the RAM array, thereby providing for quick execution of the write operation. This data is then subsequently written from the RAM array to the flash array via the interface in a manner that is relatively transparent to external devices and the user.

Upon receiving a read request from an external device, the interface of the IC memory device first searches for the requested data in the RAM array. If the requested data is not found in the RAM array, the data is read from the flash array and provided to the requesting external device. Thus, to an external device coupled to the IC memory device, the IC memory device appears to support both read and write operations at speeds typical of a RAM device, yet the IC stores data in a nonvolatile fashion like a ROM device. Moreover, integrating a RAM array together with a flash array on a single semiconductor substrate saves space, reduces interface redundancies (e.g., the same interface supports both the RAM and ROM), and supports the miniaturization of electronic devices.

The overall IC memory device structure will first be described in greater detail below to provide an overview as to how this device fits into and interfaces with a basic computer system. Then, a more detailed discussion of embodiments of the interface between the RAM array and the ROM array of the IC memory device will follow.

Figure 1 is a block diagram of a computer system formed in accordance with an embodiment of the present invention. The computer system comprises processor 104, coupled to interface 102, which is in turn coupled to RAM write buffer array 101 and flash array 103. RAM write buffer array 101, interface 102, and flash array 103 are formed together on a single semiconductor substrate to create IC memory device 100. For an alternate embodiment of the present invention, all or a portion of the interface that couples an external device to the internal memory arrays, as well as coupling the internal memory arrays to each other, resides on a separate semiconductor substrate. For one embodiment of the present invention, the RAM write buffer array of the IC memory device is formed using a RAM technology that supports relatively fast (in comparison to the flash array) read and write operations in a high density memory array format such as, for example, DRAM or SRAM arrays. In accordance with an alternate embodiment of the present invention, the flash array may be any suitable, nonvolatile, high density storage array such as, for example, EPROM or EEPROM.

IC memory device 100 incorporates three different manufacturing technologies on a single semiconductor substrate (or "chip"). RAM write buffer array 101 is formed using DRAM technology which includes, for example, a formation of trenched capacitors for charge storage to achieve maximum data storage density. Interface 102 primarily comprises logic gates and registers formed using complimentary metal oxide semiconductor (CMOS) manufacturing technology. Flash array 103 is formed using flash manufacturing technology that includes the formation of, for example, floating polysilicon gates, control gates, and highly doped source-drain regions for charge storage and removal.

For one embodiment of the present invention, IC memory device 100 is formed by combining DRAM, CMOS, and flash manufacturing process steps such that the DRAM process steps are applied to the RAM write buffer array region while interface 102 and flash array 103 are coated with protective layers, such as oxide, nitride, or polysilicon to protect these regions from the DRAM process steps. Similarly, the CMOS process steps are applied to the semiconductor substrate of IC memory device 100 to form interface 102, during which time RAM array 101 and flash array 103 are coated with protective layers. For this embodiment, flash array 103 is formed in a similar manner, whereby flash process steps are applied to this region of the semiconductor substrate while RAM array 101 and interface 102 are coated with protective layers. For an alternate embodiment of the present invention, a more intelligent combination of DRAM, CMOS, and flash semiconductor manufacturing technologies is implemented to minimize process steps, thereby reducing throughput time and defect density in the manufacturing of IC memory device 100. For example, the DRAM transistors of the RAM array are formed in conjunction with the CMOS logic transistors of the interface and the control gates of the flash array. In addition, early front-end process steps and back-end process steps, such as, for example, the formation of trench isolation regions and metal interconnect layers, respectively, are applied to the RAM array, interface, and flash array simultaneously as these process steps tend to be common across all three semiconductor manufacturing technologies.

In accordance with one embodiment of the present invention, the storage capacity of the RAM write buffer array is approximately equal to the storage capacity of the flash array. For this embodiment, upon activating the computer system of Figure 1, the contents of flash array 103 are written to RAM array 101 so that nearly all memory accesses to IC memory device 100 are directed through interface 102 to RAM array 101. An advantage to this embodiment is that it simplifies the design of the interface coupling the flash array to the RAM array. Unfortunately, the

semiconductor substrate surface area saved by simplifying the design of the interface may be more than offset by the large size of the RAM array. In addition, to preserve the non-volatility of data stored in the IC memory device, the entire contents of the large RAM array, must be reloaded back into the flash array before power to the device is shut off, and this may take an unacceptably long length of time.

For another embodiment of the present invention, the transistor count and, hence, the size of the IC memory device, is minimized by striking the proper balance between the memory capacity of the RAM write buffer array, the complexity of the interface, and the read and write execution speeds of the IC memory device. For example, by designing an interface that supports write merging of data into the RAM array, simultaneous reading of data from both the RAM array and the flash array, and background reading and writing between the RAM array and the flash array, the memory storage capacity of the RAM write buffer array can be made significantly smaller than the storage capacity of the flash array, while still providing more than adequate support for read and write operations to memory.

For one embodiment of the present invention, the interface of the IC memory device executes only a single read or a single write operation at any given time. For example, in response to a read request being issued by an external device to the IC memory device, the interface reads the requested data from the RAM array or the flash array during a first period of time. If a write request is issued to the IC memory device, the interface writes the data to either the RAM array or the flash array during a second period of time. The interface is also configured to write data either from the RAM array to the flash array or from the flash array to the RAM array during a third period of time.

For an alternate embodiment of the present invention, the RAM write buffer array, flash array, and interface of the IC memory device are configured to support simultaneous reading and writing between the two memory arrays and an external device or devices. For example, for one

embodiment, data is read from the RAM array by an external device during at least a portion of a period of time in which data is written to the flash array from either the RAM array or an external device. For another embodiment, data is written to the RAM array from either an external device or the flash array during at least a portion of a period of time in which data is read from the flash array to an external device.

Figure 2 is a schematic showing interface logic of the above-described IC memory device that executes a read operation in accordance with an embodiment of the present invention. An external device represented by processor 200 issues a read request to the IC memory device along with the address 201 of the requested data. Address 201 contains three portions. The first portion, called the tag, contains the most significant bits of the address. The center portion, called the index, indicates the location within RAM write buffer array 202 the data associated with address 201 may be located. The final portion of address 201 is called the block offset, and indicates a specific location within the block of data indicated by the index where a particular portion of data requested by processor 200 resides.

For the embodiment illustrated in Figure 2, RAM write buffer array 202 is direct mapped such that data corresponding to a particular index can only be placed at a single location within the RAM write buffer array. For an alternate embodiment of the present invention, the RAM array is either set associative or fully associative.

Data is stored in RAM write buffer array 202 during write operations to the IC memory device (as described below in conjunction with Figure 3). As described above, to increase the speed at which data is written to the IC memory device, the data is first written to the volatile RAM portion of the device before being transferred to the nonvolatile flash array in a manner that is nearly invisible to external devices in communication with the IC memory device. Therefore, data stored in the RAM array is data which may have been previously read from the flash array, possibly modified, and written back into the RAM array. Once this



occurs, and before the data stored in the RAM array is written back into the proper address in the flash array, a read request issued by an external device for this data is satisfied by supplying the data from the RAM array rather than the flash array to ensure that the older, potentially stale data contained in the flash array is not used. On the other hand, if the requested data is not found inside the RAM array, then the data may be read from the flash array. In this manner, data coherency between the RAM write buffer array and the flash array is maintained.

Using the index field of address 201 of the data requested by processor 200, a location is identified within RAM write buffer array 202. At this location is stored an address tag *x* of the address of the data stored at that location, along with its corresponding data. An entire block of data is stored in the data field at the block address corresponding to address tag *x* of RAM array 202. Each of the four data elements, *i*, *xb*, *xc*, and *xd*, shown in the data block field of the block address corresponding to address tag *x* are 64 bit words, making for a total data block size of 32 bytes. For an alternate embodiment of the present invention, other block and data element sizes may be used. For one embodiment of the present invention, it may be found convenient to select a data block size that is equal to the block size within the flash array at the corresponding address.

The value *x* within the address tag field of RAM write buffer array 202 is provided to comparator 205 and compared to the tag field of address 201 of the requested data. If the two tags match, comparator 205 drives its output line high. If the tags do not match, comparator 205 pulls its output line low. Meanwhile, the data block at the block address corresponding to address tag *x* is provided to the input of multiplexer 204. Responsive to the block offset value of address 201, one of the four 64 bit data elements *i*, *xb*, *xc*, or *xd*, is selected and passed on to output line 210.

Note that, according to the nomenclature used in Figure 2, any data element containing an *i* contains invalid data at that location. Invalid data is physically identified by a validity bit corresponding to each 64 bit data element. This validity bit is high (a logical "1") if the data is valid, and is

low (a logical "0") if the data is invalid. The validity bit corresponding to the data element transferred to output line 210 of multiplexer 204 is applied to line 209.

The output of comparator 205 and the validity bit output line 209 of multiplexer 204 are applied to the input of AND gate 206. Output line 210 is applied to the input of multiplexer 207. Also applied to the input of multiplexer 207 is the requested data from flash array 203 at the appropriate address location y.

The output of AND gate 206 controls the input selection of multiplexer 207 ensuring that the data read from RAM array 202 will only be passed on through multiplexer 207 to the data input port of processor 200 if the tag field of address 201 matches the address tag x inside the RAM write buffer array, and the corresponding data element is valid. Otherwise, the data read from flash array 203, and provided to the input of multiplexer 207, is selected to be passed along to the data input port of processor 200. In this manner, data coherency between RAM write buffer array 202 and flash array 203 is maintained.

In accordance with one embodiment of the present invention, during any portion of the period of time in which the above-described read operation is taking place, the IC memory device interface is writing data in the background from RAM write buffer array 202 to flash array 203. As shown in Figure 2, the data associated with the block address corresponding to address tag w of RAM array 202 is merged with the data stored at the corresponding address z within flash array 203, and is stored back into flash array 203 at address z. The particular data selected from the RAM write buffer array to be written to the flash array may be selected by any of a number of methods. For example, for one embodiment, the least recently used data block (least written to or least read from) is selected for eviction from the RAM array and storage back into the flash array. For an alternate embodiment of the present invention, a random selection procedure is used. For another embodiment of the present invention, an external device specifically requests that data residing at a particular

location within the RAM write buffer array be written from the RAM array to the flash array.

One limitation of flash memory arrays is that data bits cannot be individually erased. Instead, an entire block of data stored in the array must be erased at once. Before data can be written into a flash array at a location that already contains pre-existing data, the block containing that pre-existing data must be entirely erased. A flash merge buffer 208 is used to temporarily store and merge data from RAM write buffer array 202, and corresponding data from flash array 203, while the appropriate block within flash array 203 is erased. The merged data from the flash merge buffer is then written back into the block.

Merging of a data block from RAM array 202 with a corresponding data block from flash array 203 involves comparing each data element from the data block of the RAM array with each data element from the corresponding block of the flash array. If the data element stored in the RAM array is valid, it replaces its corresponding data element from the flash array in the merge buffer. If the data element stored in the RAM array is invalid, then the corresponding data element from the flash array replaces the invalid entry from the RAM array in the merge buffer. An example of this type of merging between the data block stored at the block address corresponding to address tag w of RAM write buffer array 202, and the data stored at flash block address z in flash array 203, is shown in flash merge buffer 208.

The first data element entry at the block address corresponding to address tag w, wa, is valid and so is entered at the first location within flash merge buffer 208. The next data element at the block address in the RAM array is invalid, and so the second entry within flash merge buffer 208 is taken from the corresponding data element in flash array 203, which also happens to be invalid. The third data element entry, wc, is valid and is placed in the third entry location of the flash merge buffer as shown. The last data element at the block address corresponding to address tag w is invalid, and so the corresponding data element, zd, is taken from the

flash array, and placed in flash merge buffer 208 at the appropriate location as shown. For one embodiment of the present invention, the flash merge buffer exists at a special reserved address location within the RAM write buffer array. For another embodiment, the flash merge buffer exists within the flash array.

Figure 3 is a schematic showing the interface logic that executes a write operation in accordance with an embodiment of the present invention. An external device represented by processor 300 issues a write request along with the data to be written to the memory device and its corresponding address location. As described above, address 301 includes three fields. The index field selects the proper location within RAM write buffer array 302. The address tag x at this block address is provided to the input of comparator 305, and compared to the tag field of address 301.

The data provided by processor 300 to be written to the IC memory device is provided to the input of demultiplexer 311. This data is then shifted according to the block offset value of address 301 to the proper location within block address x. The data with the block address corresponding to address tag x is provided along line 314 to the input of multiplexer 312. Also provided to the input of multiplexer 312 is the data associated with the block address corresponding to address tag w for an embodiment of the present invention in which data is written from the RAM array to the flash array while data is being written from an external device to the RAM array. As explained above, the data selected for this background writing from the RAM array to the flash array is selected as the least recently used block of data, randomly, or in response to a specific instruction from an external device.

If the output of comparator 305 is high, indicating that address tag x matches the tag stored in the tag field of address 301, multiplexer 312 passes the data applied at input line 313 along to flash merge buffer 308, and the data provided at the output of processor 300 is merged into the block address corresponding to address tag x, replacing whatever data

element was previously stored at that location. If the output from comparator 304 is low, this indicates that address tag x does not match the tag field of address 301. In this case, multiplexer 312 passes the data at input line 314 on to flash merge buffer 308, and the data provided by processor 300 entirely replaces the data previously stored at the corresponding block address invalidating all individual data elements within the block that are not written to. In addition, the new address tag value from the tag field of address 301 is stored in the address tag location within the corresponding block address.

Flash merger buffer 308 performs the same function as the flash merge buffer described above in conjunction with Figure 2. In the example shown in Figure 3, the address of the data written to the memory IC from processor 300 does not match the address stored in RAM write buffer array 302. Therefore, the old data at the block address corresponding to address tag x is entirely replaced by the new incoming data, and the old data is passed through multiplexer 312 to flash merge buffer 308 where it is merged with the data at block address z of flash array 303 as shown. After being merged, this data is then written back into the flash array.

Figure 4 is a flow chart showing the steps implemented in accordance with an embodiment of the present invention. At step 400, an external device makes a request that involves accessing an IC memory device that, for one embodiment of the present invention, is a RAM/flash memory device that incorporates both a RAM array and a flash memory array together on a single semiconductor substrate. At step 405, an interface provided for the memory device first determines if the request issued by the external device is a read or write request. If the request is a read request, the interface next determines if the address corresponding to the data to be read, called the target address, matches an address stored in the RAM portion of the memory device at step 420.

If there is a match, the interface must further determine if the data that is the target of the read request, called the target data, is valid at step

425. If the target data is not valid, or if the target address does not match the address stored in RAM, the interface must determine if the flash merge buffer is full at step 455. The purpose for this determination is that if the flash merge buffer is full, and the target data happens to be stored in the flash merge buffer, older and possibly stale or invalid data will be read from the flash memory portion of the memory device before the new data is uploaded into the flash array from the flash merge buffer.

Therefore, if the flash merge buffer is full, the memory device interface waits for the merge buffer to empty at step 460 before reading the target data from flash. If the flash merge buffer is not full, then the interface of the memory device can skip directly to reading the target data from flash at step 465. For one embodiment of the present invention, of during at least a portion of the period of time in which the target is being read from the flash memory array of the RAM/flash IC memory device, a second amount of data is written to the RAM array of the memory device from, for example, another external device coupled to the IC memory device at step 465.

Alternatively, if the target address matches the address stored in RAM, and the target data is valid, then the target data is read from the RAM portion of the memory device at step 435. During at least a portion of the period of time in which the target data is being read from RAM, a simultaneous write operation is executed that writes a second amount of data from RAM to the flash memory array in accordance with one embodiment of the present invention. Note that this write operation, in accordance with one embodiment of the present invention, includes the intermittent step of merging data into the flash merge buffer before writing the block back into the flash memory array.

If the interface of the RAM/flash IC memory device determines that the access request issued by an external device is for a write operation at step 405, then the interface next determines if the target address matches the address stored in RAM at step 440. If a match is found, the target data is written into the appropriate location within the RAM array by merging

the target data with the data already stored in the RAM array at step 445. During at least a portion of the period of time in which the target data is written into the RAM portion of the memory device, a second amount of data is simultaneously written from the RAM array to the flash memory array at step 445 in accordance with one embodiment of the present invention.

If, however, it is determined that the target address does not match the address stored in RAM at step 440, then the target data is written into RAM replacing a second amount of data previously stored at the target block address by, for example, setting the value of validity bits within the block to "0" at step 450. For one embodiment of the present invention, the second amount of data that is evicted from the RAM array is simultaneously written from the RAM array to the flash array during at least a portion of the period of time in which the target data is written into RAM at step 450.

In the foregoing specification, the invention has been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

CLAIMS

What is claimed is:

1. An integrated circuit memory device comprising:  
a volatile memory array formed on a single semiconductor substrate;  
a nonvolatile memory array formed on the single semiconductor substrate;  
an interface that couples the volatile memory array to the nonvolatile memory array, the interface configured to write a first amount of data to the volatile memory array, and to subsequently write the first amount of data from the volatile memory array to the nonvolatile memory array.
2. The memory device of claim 1 wherein the interface is formed on the single semiconductor substrate.
3. The memory device of claim 1 wherein the interface is further configured to write the first amount of data from the volatile memory array to the nonvolatile memory array during at least a portion of a period of time in which a second amount of data is being written to the volatile memory array.
4. The memory device of claim 1 wherein the volatile memory array primarily comprises dynamic random access memory (DRAM), and the nonvolatile memory array primarily comprises flash memory.
5. The memory device of claim 1 wherein the volatile memory array primarily comprises static random access memory (SRAM), and the nonvolatile memory array primarily comprises flash memory.



6. The memory device of claim 1 wherein the interface is further configured to merge the first amount of data corresponding to a first block address with a second amount of data stored in the volatile memory array and corresponding to a second block address, if the first block address matches the second block address.
7. The memory device of claim 1 wherein the interface is further configured to merge the first amount of data corresponding to a first block address with a second amount of data stored in the nonvolatile memory array and corresponding to a second block address, if the first block address matches the second block address.
8. The memory device of claim 1 wherein the volatile memory array has a first memory capacity, the nonvolatile memory array has a second memory capacity, and the first memory capacity is approximately equal to the second memory capacity.
9. The memory device of claim 1 wherein the interface is further configured to write the first amount of data to the volatile memory array during at least a portion of a period of time in which a second amount of data is read from the nonvolatile memory array.
10. The memory device of claim 1 wherein the interface is further configured to determine if valid data that is a target of a read request is stored in the volatile memory array, and if it is, then to read the requested data from the volatile memory array, and otherwise to read the requested data from the nonvolatile memory array.

11. The memory device of claim 1 wherein the interface is further configured to write the first amount of data, corresponding to a first block address, from the volatile memory array to the nonvolatile memory array upon determining that a second amount of data, being written to the volatile memory array, is corresponding to a second block address that is different from the first block address.
12. An integrated circuit memory device comprising:
  - a random access memory (RAM) array formed on a single semiconductor substrate;
  - a flash memory array formed on the single semiconductor substrate;
  - an interface that couples the RAM array to the flash array, the interface configured to, in response to a read request for a first amount of data, read the first amount of data from the RAM array if the first amount of data is stored in the RAM array and is valid, and to otherwise read the first amount of data from the flash array.
13. The memory device of claim 12 wherein the interface is further configured to ensure that a flash merge buffer is empty before attempting to read the first amount of data from the flash array.
14. The memory device of claim 12 wherein the interface is further configured to write a second amount of data to the RAM array during at least a portion of a period of time in which the first amount of data is read from the flash array.
15. The memory device of claim 12 wherein the interface is further configured to write a second amount of data from the RAM array to the flash array during at least a portion of a period of time in which

the first amount of data is read from the RAM array.

16. The memory device of claim 12 wherein the interface is further configured to write a second amount of data from the RAM array to the flash array during at least a portion of a period of time in which a third amount of data is written to the RAM array.
17. The memory device of claim 16 wherein the second amount of data corresponds to a second block address, the third amount of data corresponds to a third block address, and the interface is further configured to replace the second amount of data with the third amount of data in the RAM array if the second block address does not match the third block address.
18. A method for interfacing volatile and nonvolatile memory arrays, comprising the steps of:
  - forming the volatile memory array and the nonvolatile memory array on a single semiconductor substrate; and
  - forming an interface that couples the volatile memory array to the nonvolatile memory array, the interface configured to implement the steps of:
    - determining if a read request for a first amount of data corresponding to a first address has been issued;
    - and
    - determining if the first address matches an address in the volatile memory array, and if not, then reading the first amount of data from the nonvolatile memory array.
19. The method of claim 18 wherein the interface is further configured to implement the step of ensuring that a nonvolatile memory merge buffer is empty before reading the first amount of data from the

nonvolatile memory array.

20. The method of claim 18 wherein the interface is further configured to implement the step of determining if data stored in the volatile memory array and corresponding to the first address is valid, and if so, then to read the first amount of data from the volatile memory array.
21. The method of claim 18 wherein the interface is further configured to implement the step of writing a second amount of data to the volatile memory array during at least a portion of the period of time in which the first amount of data is read from the nonvolatile memory array.
22. The method of claim 20 wherein the interface is further configured to implement the step of writing a second amount of data from the volatile memory array to the nonvolatile memory array during at least a portion of the period of time in which the first amount of data is read from the volatile memory array.
23. The method of claim 18 wherein the volatile memory array primarily comprises dynamic random access memory (DRAM), and the nonvolatile memory array primarily comprises flash memory.




FIGURE 3

4/4




FIGURE 4




FIGURE 1




FIGURE 2



**PCT**WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau


INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup> : <b>G06F 13/00, G11C 14/00, 16/06</b>	<b>A1</b>	(11) International Publication Number: <b>WO 98/29816</b> (43) International Publication Date: <b>9 July 1998 (09.07.98)</b>
(21) International Application Number: <b>PCT/US97/18425</b> (22) International Filing Date: <b>14 October 1997 (14.10.97)</b> (30) Priority Data: <b>08/777,898 31 December 1996 (31.12.96) US</b> (71) Applicant: <b>INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).</b> (72) Inventors: <b>PASHLEY, Richard, D.; 7710 Haley Drive, Roseville, CA 95661 (US). WINSTON, Mark, D.; 874 Phillip Court, El Dorado Hills, CA 95762 (US). JUNGROTH, Owen, W.; 184 O'Hara Drive, Sonoma, CA 95370 (US). KAPLAN, David, J.; 2740 Park Avenue #4, Santa Barbara, CA 95050 (US).</b> (74) Agents: <b>TAYLOR, Edwin, H. et al.; Blakely, Sokoloff, Taylor &amp; Zafman LLP, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).</b>		(81) Designated States: <b>AL, AM, AT, AT (Utility model), AU (Petty patent), AZ, BA, BB, BG, BR, BY, CA, CII, CN, CU, CZ, CZ (Utility model), DE, DE (Utility model), DK, DK (Utility model), EE, EE (Utility model), ES, FI, FI (Utility model), GB, GE, GH, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (Utility model), SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GI1, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).</b>  <b>Published</b> <i>With international search report.</i>

(54) Title: **METHOD AND APPARATUS FOR COMBINING A VOLATILE AND A NONVOLATILE MEMORY ARRAY**

## (57) Abstract

An integrated circuit (IC) memory device (100) and method for interfacing volatile and non volatile memory arrays formed on a single semiconductor substrate. Data to be written from an external device such as a processor (104) is initially written to a volatile random access memory (RAM) write buffer array (101), and then written from the volatile RAM array (101) to a nonvolatile flash array (103) via an interface (102) to provide nonvolatile data storage at speeds typical of a RAM device. Data from first and second block addresses in the arrays may be merged in a flash merge buffer, and validity bits may be used to ensure data coherency. Data may be simultaneously written to or read from the volatile RAM array (101) during a time in which data is being read from or written to the nonvolatile flash array (103), which may be an EPROM or EEPROM.



**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon	KR	Republic of Korea	PL	Poland		
CN	China	KZ	Kazakhstan	PT	Portugal		
CU	Cuba	LC	Saint Lucia	RO	Romania		
CZ	Czech Republic	LI	Liechtenstein	RU	Russian Federation		
DE	Germany	LK	Sri Lanka	SD	Sudan		
DK	Denmark	LR	Liberia	SE	Sweden		
EE	Estonia			SG	Singapore		

# INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US97/18425

## A. CLASSIFICATION OF SUBJECT MATTER

IPC(6) : G06F 13/00; G11C 14/00, 16/06

US CL : 711/103, 162; 365/228

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 711/103, 162; 365/228; 395/872

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)  
Please See Extra Sheet.

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5,438,549 A (LEVY) 01 August 1995 (01.08.95), see column 2, lines 21-46 and Figure 2.	1-23
Y	US 5,412,612 A (OYAMA) 02 May 1995 (02.05.95), see column 1, line 51 to column 2, line 3; column 2, line 47 to column 4, line 18; and Figures 1-3C.	1-23
Y	US 5,488,711 A (HEWITT ET AL) 30 January 1996 (30.01.96), see the abstract; column 2, lines 28-37; column 3, lines 7-16; column 6, lines 9-13 and 31-35; and Figure 7.	1-23
Y	US 5,359,569 A (FUJITA ET AL) 25 October 1994 (25.10.94), see column 2, lines 10-66 and Figure 1.	1-23

☒ Further documents are listed in the continuation of Box C. ☐ See patent family annex.

* Special categories of cited documents:	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
*A* document defining the general state of the art which is not considered to be of particular relevance	*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
*B* earlier document published on or after the international filing date	*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
*L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	*A* document member of the same patent family
*O* document referring to an oral disclosure, use, exhibition or other means	
*P* document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

29 JANUARY 1998

Date of mailing of the international search report

20 MAR 1998

Name and mailing address of the ISA/US  
Commissioner of Patents and Trademarks  
Box PCT  
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

GLENN GOSSAGE

Telephone No. (703) 308-3820

## INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US97/18425

## C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5,530,828 A (KAKI ET AL) 25 June 1996 (25.06.96), see entire document.	1-23
A	US 5,509,134 A (FANDRICH ET AL) 16 April 1996 (16.04.96), see entire document.	1-23

**INTERNATIONAL SEARCH REPORT**

International application No.  
PCT/US97/18425

**B. FIELDS SEARCHED**

Electronic data bases consulted (Name of data base and where practicable terms used):

USPTO Automated Patent System (APS) files USPAT, EPOABS

search terms: volatile, nonvolatile, block, flash, EPROM, EEPROM, merge, valid, invalid

BLANK PAGE